aspect of early vision processing. We studied the dependence of the output on the amplitude of the input in a series of simulations, which showed that the peak and the plateau values of the response are nonlinear monotonic increasing functions of J and nonlinear monotonic decreasing functions of I. Together, these results suggest that the circuit encodes the contrast rather than the absolute amplitude of the input. Fig. 3 shows that the peak and the plateau values of the response are approximately linear functions of Weber contrast on a logarithmic scale. Fig. 4 shows that the peak and the plateau values of the response are approximately linear functions of Michelson contrast on a linear scale, in particular when contrast is above 0.3. The proposed VGA consists of a currentmode multiplier and a current-mode first-order pseudo-exponential circuit. The pseudo-exponential circuit is shown in Fig. l The proposed current-mode multiplier using the same building blocks is shown in Fig. lb . The drain currents can be given as follows:
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Fig. 4 Peak and plateau values of response against Michelson contrast (defined as J/(J f 21))
0 peak 0 plateau
Conclusion: Simulations of the proposed design have shown that the circuit exhibits non-associative learning and encodes the contrast rather than the absolute amplitude of the input. These properties result from temporal and spatial adaptation achieved through variable-gain synapses and lateral inhibition, respectively.
CMOS current-mode exponential-control variable-gain amplifier
C.-C. Chang The proposed current-mode multiplier using the same building blocks is shown in Fig. lb . The drain currents can be given as follows:
The current, I,,,+, can then be obtained as
Similarly, I,,, can be written as
By subtracting eqn. 8 from eqn. 7, a multiplier can be realised as
The current-mode V G A can be realised by the multiplier of Experimental results: The proposed current-mode multiplier and first-order pseudo-exponential circuit have been fabricated in a 0 . 5~ N-well CMOS process and its die photograph is shown in Here, the input currents were generated by AD844 [7] and off chip 3:l current mirrors were used to match the output current of the pseudo-exponential circuit to the input of the multiplier. The experimental results exhibited a 15 dB output dynamic range when the inputs were between 46pA and 4 O p A .
Conclusion:
The proposed circuit has been fabricated in a 0 . 5~ N-well CMOS process. The experimental results confirm the proposed variable gain amplifier and exhibit a 15 dB output dynamic range. The wider dynamic range can be achieved by using a higher-order pseudo-exponential circuit, which can be implemented by cascading the first-order pseudo-exponential circuit with squarers. 
